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Until recently the general attitude
of engineers to design automation
was confused-they questioned its
value yet deplored its limited avail-
ability. To increase the amount ofDA
knowledge in the public domain, the
15th in the series of Annual Design
Automation Conferences was held
June 19-21 at Caesar's Palace, Las
Vegas. Due either to this enlightened
choice of venue or to spreading
paranoia over handling VLSI de-
signs, this year's conference was ex-
tremely well attended-650 dele-
gates, an increase of 50 percent over
last year. However, for those expec-
ting to learn of new tools for survival
in technologies governed by Moore's
Laws, this conference may have been
somewhat disappointing. It was
largely more of the same-PWB
layout, testing, IC layout, design
languages, logic design, simulation,
CAM, and graphics.
Hierarchical design. Cutting across
the traditional lineup of papers,
however, was a discernible and in-
creasing emphasis on hierarchical
design methods. It was explicit in a
number of papers, especially those by
Preas and Gwyn and by McWilliams
and Widdoes. This interest is en-
couraging. Hierarchically structuring
design-often discussed but seldom
practiced-is our only handle on the
complexity problems of VLSI. DA
professionals ought to be proselytiz-
ing design shops or preparing to face
the consequences (more brick-bats
thrown their way) of conventional
systems that run into the acceptable
complexity bounds.
SICLOPS program. Preas and
Gwyn, outlined a method for recur-
sively refining a layout design in a
top-down way before proceeding with
a bottom-up detailed implementation,
using placement and routing proce-
dures. Their approach attempts to
automate the true custom-design pro-
cess, which builds naturally on pre-
vious work by allowing modules to be
built from standard cell assemblies,
macro cells, and general cell as-
semblies. It also explicitly recognizes
the fact that routing, in an environ-
ment with a number of cells of vari-
ous sizes, cannot be contained by
fixed channel widths. It will be in-
teresting to see how the method per-
forms on regular structures when a
full implementation exists. The paper
deservedly shared the best paper
award with one by Tokoro et al.,2
which described a "Module Level
Simulation Technique for Systems
Composed of LSI and MSI."
Wire-wrap design. A hierarchical
design system for a different tech-
nology, wire-wrap boards, was de-
scribed in the papers by Widdoes and
McWilliams.3'4 The system is based
on creating hierarchical logic
diagrams, using the Stanford Univer-
sity Drawing System (SUDS). The
logic diagrams describe macros for
standard expansion of components
between levels in the design hierar-
chy. A textual form of the macro
definitions is expanded and terminal
components bound to physical loca-
tions on the wire-wrap board. Finally,
optimal wire routes are evaluated.
The authors reported that the sys-
tem has been used for the top-down
design of the S-1 computer with im-
pressively short scales of design time.
Program chairman Rob Smith of the University of Texas at Austin hands over a
sack of silver dollars to Brian Preas and Chuck Gwyn of Sandia Laboratories for
their paper, "Methods for Hierarchical Automatic Layout of Custom LSI Circuit
Masks." They shared the Best Paper Award with Prof. Mario Tokoro (background
center) from Keio University, Kokahama, Japan, who presented the paper, "A
Module Level Simulation Technique for Systems Composed of LSI's and MSI's,"
which he coauthored with five of his students. (Photos: Paul Conrow)
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The work also demonstrated the sim-
plifications possible in developing a
DA system at a single level of the
physical hierarchy. Perhaps it would
be too much to hope that this obser-
vation would apply to other single-
physical-level technologies, like sili-
con, and that we can look forward to
less complex implementations of DA
systems. It is also worth noting that
the cost of a graphics front end,
which is almost always desirable, was
highlighted by the gross mismatch in
size between the SUDS program and
the physical design subsystem.
Cost of DA systems. It has always
been difficult to justify the cost of
DA systems since the benefits are
less tangible than in other areas of
manufacturing. In the case explored
by Shah and Yan,5 benefits were iden-
tified as increased productivity of
manpower and reduced turnaround
time for drawing. The general tech-
nique presented should be useful in a
number of situations-justification of
a new DA system, determination of
number of work stations, and deter-
mination of operating strategy.
Frame stores. The evolution of
frame-store based graphics was ap-
parent in the integrated circuit de-
sign session. While a number of au-
thors described interactive graph-
ics systems based on frame stores,
Weste's paper 6 describing the use of
On the last day of the conference,
Dave Hightower of Texas Instruments,
as chairman for DAC '79, says, "We'll
see you in San Diego on June 25-27,
1979." Steve Szygenda of the University
of Texas at Austin chaired this year's
conference.
The artwork contest, now two years old, attracted much attention. Here, Bill
Kaiser of Bell Laboratories judges one of the entries, which must be generated by
design automation programs. "Collection" by Neil Weste, Bell Laboratories, won
first prize for technical creativity and "Planar Video Display, IX Plate and PC Art-
work" by Al Carney, Air Force Avionics Laboratory, won for artistic merit.
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Unusual terms explained
Complexity. VLSI is currently being fabricated in the range of 10,000 to 40,000
gate equivalents. Continuing decreases in design-rule tolerances and im-
provements in processes may increase density by an order of magnitude by
the mid-80's, greatly increasing the complexity of design-unless countervail-
ing methods are devised.'
Cell. The building blocks used by a computer-aided design system to imple-
ment an integrated-circuit design are termed cells. The fundamental unit is the
standard cell. Groups of these cells are interconnected to form a standard cell
assembly. A still larger unit, the macro cell, consists of a custom layout, usual-
ly handcrafted, which performs a high-level function. General cell assemblies
consist of combinations of the foregoing units.'
Hierarchical structured design. A large design containing tens of thousands of
gate equivalents is decomposed or partitioned into more tractable circuits (or
cells) of manageable size. The method may include top-down partitioning and
initial layout, followed by bottom-up layout implementation at each hierar-
chical level.'
Moore's law. Gordon Moore, now president of Intel, is credited with
forecasting in 1964 that functions per chip would double every year for some
time thereafter.
S-1 computer. This high-performance (15 MIPS) processor, composed of 5500
chips ECL-10K was designed and implemented in two man-years with the
Structured Computer Aided Logic Design system at Stanford University and
Lawrence Livermore Laboratory.'
Stick layout. Instead of laying out polygons on several overlapping layers, the
designer inputs a "stick" diagram to the computer system. The sticks are
single symbols representing the transistors, diodes, contacts (vias), etc., of
the design. The sticks are transformed by the computer system into cor-
responding polygons on several layers according to the design rules in effect.'
Symbolic layout. A set of symbols which explicitly define the electrical and
logical functions of each transistor, diode, or other device on a chip is manual-
ly located on a grid structure. From this input a computer system maps the
symbols into polygons, layer by layer, representing the particular device.7',
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a frame store within a computational
structure pioneered new territory.
There are a number of applications,
especially those associated with art-
work checking and routing problems,
in which the advantages of 2-D repre-
sentations of the data are clear, pro-
vided an adequate interface exists
between the frame store and the host
computer. Weste's work went as far
as retrieving a net list from artwork
to drive a transient analysis program.
Waters gave details of the applica-
tion of this type of representation to
dimension checking, but did not
clarify a compression technique that
would stretch the range of use of
hardware frame buffers. Unfortunate-
ly, this and many other papers were
not available before publication, and
the proceedings do not fully report all
the events of the week.
The primary function of frame
stores, to produce color graphics, was
also in evidence. In this connection,
the color pictures by Weste won first
prize for technical merit in the art-
work competition organized this year
(see "About the Cover," p. 3). A
rather abstract rubylith received first
prize for artistic merit.
Symbolic layout. The two ref-
erences to this subject, by Larsen7
and Infante et al.,5 did not fully
reflect the attendees' strong interest
in symbolic layout and its recent suc-
cessor, "stick" layout, as technology-
independent representations. This in-
terest seems to be driven by the
rapidity with which design rules are
changing. The hope is that, by com-
piling layouts from symbolic
representations, the updating of
designs may be simplified.
A special interest group meeting on
stick representation was well at-
tended. However, only the work of
Williams9 exists in the open literature
to judge the efficiency of the process.
Perhaps next year's conference will
benefit from this localized en-
thusiasm.
Routing. The perennial topic of
printed circuit board design was well
represented by a total of nine papers
and a panel discussion, but there was
little new material. What was new
was attributable to Doreau and
Abell" who described a topologically
based nonminimum distance routing
algorithm. In their method the
routing problem is transformed into a
permutation of nets. The authors
claim an acceptable complexity
bound for this algorithm when ap-
plied to such practical cases as part of
a row or column of IC packs on a
board. With the current interest in
via elimination it is interesting to
note that one significant feature of
the algorithm is the small number of
vias introduced by this routing pro-
cess.
A combined line search and Lee
router was described by Soukup."
The presentation involved the use of
a large checkered board, colored
tokens, and string. The analogy to
gaming tables was entirely ap-
propriate to the occasion, which
proved to be the latest recorded in-
stance of people losing less money on
Lee's algorithm. R
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